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Abstract- The efficient and structured analysis of unknown CMOS integrated circuits
(ICs) has become a topic of great relevance in recent years. Up until now, different invasive
[1], [2] and non-invasive [3], [4] strategies have been developed for procedure of analysis.
However, invasive procedures always lead to the destruction of system under investigation.
The non-invasive approaches published so far have the disadvantage that ICs are analysed
by using complex algorithms. Here, no subdivision exists to avoid extensive analysis times in
the case that only simple structures are investigated. Moreover, traditional procedures
cannot automatically distinguish between input and output pin types, which is usually
required in the investigation of real unknown integrated circuits.
This paper presents an efficient non-invasive procedure to determine binary multi-input
multi-output (MIMO) ICs by its input-output behaviour. It was implemented into analysis
environment described in [5] and classifies unknown ICs by means of automata theory. A
novel separation procedure is proposed in this paper to further minimise the IC analysis. All
sections of the classification procedure are simulated and fully tested on ISCAS-85,
ISCAS-89 and ISCAS-99 benchmark models of real ICs [6], [7] and the results are presented
in this paper.
Keywords - Non-Invasive Reverse Engineering, Digital CMOS IC, Finite State
Machines.
I INTRODUCTION
Today's unknown CMOS integrated circuits
have very complex structures and are designed using
a great variety of functions and behaviours. Since the
functions of ICs are not always known it can be
essential to determine their correct behaviour. This
may be required when the label is lost or it is
necessary to find out more about the internal
structure of the integrated circuit. Moreover, it is
conceivable to use structures of ICs discontinued in
new IC designs or to add new functionality to an
existing system. Here, finite state machines (FSMs)
are the main component in today's integrated
circuits. To make a structured analysis of these ICs
possible, there is a need to create an abstract model
of the real IC. Therefore, the model of automata will
be used to abstract the unknown system as in [8].
Automata can be divided into deterministic and
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non-deterministic state machines. Real digital
integrated circuits work as deterministic state
machines. Only in the case of a malfunction of an
integrated circuit non-deterministic behaviour may
occur. In this research properly operating systems
will be considered. That means that only complete
and consistent systems will be investigated.
Furthermore, it must be distinguished between
infinite and finite state machines. Usually, the IC
designers develop and realise integrated circuits as
finite state machines. Therefore, only finite state
machines are considered in this paper. It can be said
that for a classification of unknown systems
deterministic finite state machines must be
considered.
In general, the classification procedure
determines not the complete internal function of IC
investigated, but general behaviour of the FSM,
which can be divided into blocks with combinatorial,
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A further division into several types of automata
is possible. Finite state machines can be subdivided into
combinatorial, linear sequential or nonlinear sequential
automata as illustrated in Figure 1.
linear or nonlinear behaviour using automata theory
The overall research objective of this project is to
find non-invasive reverse engineering procedures to
extract the function of unknown CMOS integrated
circuits.
Yes
Figure 2: The Classification of FSMs
In Figure 2 a complete overview of the
separation procedure is shown. First the unknown
III CLASSIFICATION PROCEDURE
Assumption 1: Every single pin type, such as
input, output, voltage supply etc. is already known.
Therefore, the number of input symbols Land
output symbols 1\ are known. The determination of
pin types was already fully accomplished by the
authors and is described in detail in [9]. Due to
clarity, this paper will only consider input and output
pin types, even so the presented environment is able
to cope with all pin types.
Assumption 2: The maximum number of state
symbols r is known. Further on the FSM investigated
has a synchronous clock line and reset capability to
set the FSM into the initial state qo after each
simulation run.
Assumption 3: The state transition function 8
and output function qJ ofIC are unknown.
In principle the separation procedure works in
three steps, the determination of independent blocks,
the division into combinatorial or sequential FSMs
and the division into linear or nonlinear sequential
FSMs, which can be seen in Figure 2.
respectively. Nonlinear behaviour includes all
remaining functions. Further subdivision of
combinatorial automata into linear or nonlinear
combinatorial finite state machines has only a
theoretical sense, because there is no difference in
the final evaluation of combinatorial equations.
The objective of this paper is to discuss the
problem of separation of unknown CMOS ICs
represented by FSMs described by (1) and (2) to
minimise further analysis procedure.
(2)
(1)
II FINITE STATE MACHINES
Generally, automata can be divided into
deterministic and non-deterministic automata [8]. In
this paper, only deterministic finite state machines M
will be considered, which are defined by:
Figure I: Basic Classification of State Machines
The combinatorial finite automaton is a
special case of FSM, which has only one state.
Linear behaviour means, that the automaton only
uses modulo-2 operations, time-shifts and constant
operations, which are realised by XOR-gates,
D-Iatches and constant values of HO" or HI",
Here, Q is the set of state symbols:
Q={ql'q2'" ·,qr}' r is the number of state symbols,
q0 E Q is the initial state, L is the set of input symbols:
L ={at, a2 , ••• , qm} , m is the number of input symbols,
1\ is the set of output symbols: ~ ={bl' b2 , ... ,bl }, 1is
the number of output symbols, 8: Qx~ ~Q is the
state transition function and qJ: Qx ~ ~ 1\ is the output
function. The input alphabet consists of {O, I} values,
which is described as a Galois Field (GF(2», because
only binary automata are handled in the classification
procedure.
It will be supposed, that the FSM M operates at
unit time intervals. Letting i(t) E L, o(t) E 1\ and
q(t) E Q be the input symbol, output symbol and state
symbol at time t, respectively, then the FSM M is
described by the discrete dynamical system ofthe form:
M {q(t + 1) =8(q(t),i(t»
oCt) = qJ(q(t),i(t»
19
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Figure 4: Basic Structure of a Multidimensional
Recursive FSM
procedure also supports determination of such
problems.
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a) Determination ofIndependent Blocks
Since the unknown integrated circuits usually
consist of a very complex structure they may consist of
several independent blocks with different characteristics.
To avoid a false interpretation of the whole IC the
interdependencies between the internal blocks are
analysed first. Moreover, the determination of
independent blocks is very important for the separation
of unknown system, because the complexity of
following analysis procedures can be reduced
significantly. Figure 4 illustrates the basic structure ofan
unknown integrated circuit with its different finite state
machines. There, the unknown system consists of j
independent blocks, i input pins and w output pins.
Every independent block is defined by its input and
output pins, e.g. block j consists of (n+1)-i inputs and
(y+1)-w outputs.
~:10Lp~oeOrl"':I. :SOR1Loele,1 Out12 OR Opo,lIo,'2 0~121n2~OOI"10'0'11013 '--. -----.. 3
0ul3
integrated circuit is divided into independent blocks,
where every block has its own behaviour, inputs and
outputs. Afterwards, every single block is checked
for combinatorial behaviour. If the block has a
combinatorial behaviour, the separation procedure is
complete and no further classification analysis of the
block has to be done. In this case, for every
combinatorial block all 2i bit combinations have to
be applied, where i is the number of inputs of
combinatorial block. Then the output function can be
easily determined and minimised [9].
Otherwise, the block investigated must have a
sequential behaviour and then a further division into
linear or nonlinear sequential behaviour must be
carried out. This is done by checking the block for
linear sequential behaviour, because if the block does
not have a linear behaviour, its behaviour must be
nonlinear.
First several abstract virtual IC models were
built in MATLAB [10]. They contain all types of
automata the classification procedure handles as
represented in Figure 2 to demonstrate the mode of
operation.
Figure 3: Example ofa Virtual Ie Model
The sample consists of three different
independent blocks, eight input pins and seven
output pins as can be seen above as can be seen in
Figure 3. The first block comprehends of the inputs
Xl and X2 and the outputs Yl, Y2 and Y3, is built of
simple logic gates only and for this reasons it is a
combinatorial finite state machine. The second block
contains the input pins X3, X4 and X5 and the output
pins Y4 and Y5, consists of linear logic gates and
additional memories and therefore it is a recursive
linear sequential system. The third block contains the
inputs X6, X7 and X8 and the outputs Y6 and Y7. There,
instead of a linear XOR gate a nonlinear OR gate is
used and thus it is a recursive nonlinear sequential
automaton.
Again, Figure 3 is only an example to
demonstrate the functioning and can be enlarged or
modified. It should be noted that one real IC input
may act to multiple blocks, where the blocks may be
of the different types (combinatorial, linear or
nonlinear sequential). The proposed classification
Generally, the determination of independent
blocks is arranged in three steps. First, different
combinations of pseudo noise (pn)-sequences are
applied at the input, then the output values have to be
stored and at last, equations for the
interdependencies must be solved. Due to the fact
that only binary deterministic automata are
considered in the classification procedure for each
input a different generator to create pseudorandom
binary numbers is used. In contrast to real random
number generators, the sequence generated by
pn-generators is deterministic as after a finite amount
of numbers the sequence starts to repeat itself. The
pn-sequence generator block in MATLAB generates
a sequence of pseudorandom binary numbers using a
linear-feedback shift register (LFSR). The LFSR is
implemented using a shift register as described in
[8]. For every input pin a completely different
pn-sequence has to be generated, as it is necessary to
create the amount of different input values as high as
possible. Afterwards, i different pn-sequences have
to be applied to the inputs in 2i-1 different
20
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combinations, where i is the number of input pins as
illustrated in Table 1.
Number of Inputs x;
Combination
x x x x
-!s
pnj 0 0
0 pn 0
pnj pn, 0
30 pn, pn3 pn4 pnj
31 (i-l) pnj pn pn3 pn4 pnj
Table 1: Example of a Data Table Generated
In this research generator polynomials with
length I = 210-1 = 1023 were used. Furthermore, it is
important that each sequence consists of uniformly
distributed values "0" and "]". The so called binary
maximum, m, sequence has the property that its
autocorrelation function (ACF) leads to maximum at
(0) as illustrated in Figure 5.
Figure 5: ACF of Used m-sequences
Therefore, all generator polynomials used
were successfully checked towards this property.
Table 2 shows the characteristics of pn-sequences
used with its generator polynomials and initial states.
Number of Generator Polynomial Initial State
pn-sequence
1 [10010000001 0000000001
2 [11011000001 0000000100
3 [1 1 1 00 1 0000 1 0000000111
4 10110100001 0000001010
5 10100110001 0000001101
6 1 1110110001 0000010000
7 10000001001 0000010011
8 11010001001 0000010110
9 10100011001 0000011001]
10 11101011001 0000011101
Table 2: Generator Polynomial for pn-sequence Generation
Next, for every pn-sequence combination the
results of each output have to be recorded and stored
in a data table, e.g. for Table 1 31 output sequences
have to be recorded. Finally, the dependencies can be
solved by forming equations for each output. If an
output reacts to a particular combination of applied
pn-sequences, the output depends on the appropriate
inputs. For example, if an output responds to the 30th
combination represented in Table 1, it depends on
the inputs X2-X5. In case the result sequence of the
same output with the 31 st combination applied is
equal to the former combination, the output depends
on every input except the first one. Each output,
which has the same input dependencies, belongs to
the same internal block.
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x x X X4 X X X X
v, 1 1 0 0 0 0 0 0
v, 1 1 0 0 0 0 0 0
VJ 1 1 0 0 0 0 0 0
v. 0 0 1 1 1 0 0 0
Vj 0 0 1 1 1 0 0 0
v" 0 0 0 0 0 1 1 1
v 0 0 0 0 0 1 1 1
Table 3: Result Array of Independent Blocks
For the example mentioned in Figure 3 the
example result array looks like illustrated in Table 3.
b) Division into Combinatorial or Sequential
Finite State Machines
The same pn-sequences as described in the
previous section are used for the division into
combinatorial or sequential finite state machines.
This time no different combinations of the
pn-sequences, but many completely different
pn-sequences are applied to all inputs of one
particular independent block at the same time. The
pn-sequences have to be different every time,
because identical input patterns must be avoided.
This is because various possible internal states have
to be considered and otherwise the analysis may lead
to false results. In the second step all values, the
results of the output pins as well as the values of the
input pins of the corresponding time steps, are stored
in a data table. An example with 4 inputs and 2
outputs is shown in Table 4.
Time Inputs x; OutputSYk
Indext
x x x X Y, Yl
1 1 0 1 0 0 0
2 0 1 0 0 1 0
3 1 1 0 1 0 1
...
255 1 1 0 1 0 1
256 0 1 1 0 1 1
...
510 1 0 0 1 0 1
511 1 1 0 1 0 1
512 0 1 0 0 1 0
...
Table 4: Example of a Data Table Recorded
As the last step, for each time step t the results
are checked by means of the theory of combinatorial
logic [8]. According to this theory the same input values
must lead to the same output results at any time. In the
example the lines 3, 255 and 511 have the same input
combination and therefore have to lead to the same
output results in case of a combinatorial system. This
analysis can easily be done for every time step with the
same input patterns. Ifthe results show that the system is
a combinatorial finite state machine the classification
procedure is complete and the system can further be
analysed by using a maximum number of2i test vectors
as described by the authors in [9] instead of
pn-sequences. On the other hand, if only one identical
input combination does not lead to the same output
results the check can be stopped immediately and the
system can be referred as sequential finite state machine.
Then, a further subdivision into linear or nonlinear
sequential automata is necessary.
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c) Division into Linear or Nonlinear
Sequential Finite State Machines
In contrast to combinatorial finite state
machines the subdivision into linear or nonlinear
sequential systems has a convenient sense as the
further analysis of sequential automata can be
simplified in case of linear behaviour.
Basically, this separation is based on the
linear superposition of linear automata as presented
in [8]. Superposition and linearity are mutually
dependent. In signal and system theory traditionally
the one-dimensional step function is used to
determine the transition function of a
one-dimensional linear system as in [8]. Here, two
problems have to be solved. First, the structure of
ICs might be of adverse structures. That means for
example, if the circuit has a lot of
AND-combinations, the division cannot be solved
using the step function. Therefore, the division is
also carried out using pn-sequences to increase the
internal switching activity of the IC investigated. The
same sequences as for the determination of
independent blocks are used. However, many real
integrated circuits have more than one input and one
output. In this case, pn-sequences have to be adapted
to multidimensional applications using matrices.
First, the pn-sequence has to be applied to the
first input of one particular sequential block, while
the other input pins are assigned zeros. With every
step the output values have to be recorded to create
the corresponding matrix. For example, if the
sequential block consists of three inputs, the first
pn-sequence pn1 has to be applied to the first input,
while inputs two and three are assigned zeros and the
output values are recorded. Then, pn-sequence pn2
has to be applied to the second input, while the other
two input pins are assigned zeros and the output
values are recorded. At last the same is done for the
third input using pn-sequence pn3. Afterwards, the
sum function has to be built of the different recorded
output values. Therefore, the binary values of each
output result, where only one pn-sequence is applied
to the input, are added without considering the carry
over. Next, all pn-sequences are applied to the inputs
at the same time and the output results are recorded.
Finally, the system is analysed for linear
sequential behaviour. This is done by comparing the
results of the sum function with the result function,
where all pn-sequences are applied at the same time.
If the sums are equal, the checked output has a linear
behaviour, otherwise a nonlinear behaviour. This
analysis has to be done for each output of one
particular sequential block. Only if the results for the
analysis of every output have turned out to be linear,
the whole block is considered to be a linear
sequential finite state machine, else wise the system
is a nonlinear sequential automaton.
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IX RESULTS
Next the results of the classification
procedure for finite state machines are presented.
The three main parts firstly implemented in the test
environment [5].
The results of classification procedure exist in
form of arrays and vectors with binary values.
However, the results have to be converted into a
human readable form. Therefore, a text file is
created, where the results are written in a suitable
form. At the end of the classification procedure all
information will be interpreted and printed on
computer screen. The result screen as described in
(3) contains the simulated results for the IC model
presented in Figure 3.
Bl = f (Yl' Y2' Y3' Xl' x2' combinatorial)
B2 = f(Y4,Ys,x3,x4,xs,linear sequential) (3)
B3 = f (Y6' Y7' X6 ' X7 , Xg ,nonlinear sequential)
The following information can be gathered
from (3). First, there exist three independent blocks.
Here, block B1 is of combinatorial type and is
interconnected between inputs Xl, Xl, and outputs Y1,
Yb Y3· Circuit block B2 has linear sequential
behaviour and is connected between inputs X3, X4 and
X5, and outputs Y4 and Y5. Internal circuit B3 has
nonlinear sequential behaviour and is connected
between inputs X6, X7 and X8 and outputs Y6 and Y7.
The result extracted from the separation procedure is
equivalent to the real virtual sample of the integrated
circuit. At the end of the classification procedure all
information will be interpreted and printed on
computer screen. The whole simulation, the
preparation, the recording of the simulation results as
well as the analysis of the results is executed by
functions implemented in the analysis environment.
Figure 6: Analysis Environment
Figure 6 shows the hardware of the analysis
environment used in this research. In the next step,
HDL-code of benchmark ICs of the ISCAS-85
ISCAS-89 and ISCAS-99 series [6] and [7] wer~
implemented into MATLAB and used to prove the
correct mode of operation of the classification
procedure. Due to current limitation of the whole
separation procedure to maximum of ten inputs and
ten outputs only benchmarks with less than ten ins
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and outs are used. Table 5 shows the results of IC
models implemented into the analysis environment.
Here, C stands for combinatorial and NLS for
nonlinear sequential, respectively.
Bench In Out Gates Expected Found
Behaviour Behaviour?
CI7 5 2 6 C yes
S27 4 I 8 NLS yes
BOI 2 2 39 NLS yes
B02 I I 24 NLS yes
B03 4 4 144 NLS yes
B06 2 6 49 NLS yes
B09 I I 146 NLS yes
BII 7 6 622 NLS yes
Table 5: Result Table of Benches Analysed
To demonstrate the operation of the
classification procedure several benchmarks models
were combined and implemented into MATLAB.
Table 6 shows the results of the circuits investigated.
Bench-Mix Expected Behaviour Found Behaviour?
2xCI7 4xC yes
C17,S27 2xC,lxNLS yes
2xS27 2xNLS yes
S27,2xB03 3xNLS yes
BOI,2xB03 3xNLS yes
BOI, B06 2xNLS yes
B03, B06 2xNLS yes
BOI,BII 2xNLS yes
B03,BII 2xNLS yes
Table 6: Result Table of Mixed Benches Analysed
It has to be noted, that one IC-model C17
consists of two independent blocks. Therefore, the
expected behaviour for two models C17 in Table 6 is
four, which conforms with the found behaviour.
As can be seen in Table 5 and Table 6, all IC
models used were successfully solved due to its
independent blocks and its behaviour, respectively.
IX CONCLUSION
This paper has presented the first
non-destructive classification procedure for finite
state machines in unknown binary MIMO CMOS
integrated circuits. The analysis was performed using
statistical investigation of its input-output behaviour.
First, it was shown that the analysis described uses
the abstraction of theoretical FSMs, which are a part
of most of today's ICs. Here, the theoretical
assumptions were verified with various circuit
combinations. For this purpose all analysis steps
described were implemented into the software
MATLAB [10] and verified using the analysis
environment as in [5]. It was demonstrated that the
simulation results obtained fully agree with the
theoretical assumptions made.
Secondly, several independent structures may
exist in one integrated circuit. It has been presented,
how the identification of independent automata can
successfully be carried out in relation to the number
of independent blocks. Furthermore, it was shown
that unknown ICs can be classified with the
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procedure described. The correct operation was
verified through the implementation of several
benchmark ICs of the ISCAS-85, ISCAS-89 and
ISCAS-99. Here, the procedure described
successfully solves the separation problem for the
first time.
This paper has demonstrated that the
non-invasive classification procedure presented is
furthermore capable to separate FSMs for a further
analysis of unknown CMOS integrated circuits.
Therefore, in conclusion this paper has presented a
novel non-invasive reverse engineering procedure for
structured analysis of unknown CMOS ICs.
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